Abstract-Differential-mode buck-boost inverters have merits such as reduced switch number, ability to provide voltages higher or lower than the input voltage magnitude, improved efficiency, reduced cost and size, and increased power density, especially in low-power applications. There are five buck-boost inverters that can provide flexible output voltage without the need of a large electrolytic input side capacitor, which degrades the reliability of inverters. The continuous input current of these inverters is appropriate for maximum power point tracking operation in photovoltaic and fuel cells applications. Three of the five inverters can be isolated with high-frequency-link transformers where the common-mode leakage current can be mitigated. However, the performance and control of such converters have not been discussed in detail. In this paper, the five possible single-stage three-phase differential-mode buck-boost inverters with continuous input current are investigated and compared in terms of total losses, maximum ripple current, total harmonic distortion, and device and passive element ratings. In addition, the possible methods are presented for eliminating the input third-order harmonic current, resulting from the stored energy in the passive elements, as well as the output second-order harmonic currents. The ability for isolating the input and output sides of the inverters with a smallhigh frequency transformers is discussed. A changeable-terminal 2.5-kW bidirectional inverter is used to validate the design flexibility of the inverter topologies, when digital signal processor-controlled.
N
EW inverter topologies are gaining significance due to the rapid growth and penetration of renewable energy sources such as photovoltaics (PV), fuel cells, wind turbine systems, etc. Consequently, reducing converter weight, volume, and passive element values becomes more demanding [1] - [3] . Three-phase dc/ac converter topologies have been presented in [4] - [10] . Most of the proposed topologies have full-bridge configurations converting the dc input to ac output voltages, in case of the voltage source inverter (VSI) or dc input to the ac output currents, with current source inverter (CSI) topologies [11] , [12] . As a drawback, these full-bridge configurations may create undesirable common-mode leakage currents [13] . When a variable common-mode voltage is generated because of the mismatch in parasitic components values, the common-mode leakage current may flow through the inverters capacitors and the common ground, violating the safety regulations [14] .
For reasons related to noise mitigation, electromagnetic compatibility, and isolation, galvanic isolation between the input and the output of a power converter is necessary in many applications [15] . Many small-and medium-scale power converters with buck-boost capability can be modified to offer transformer coupling and isolation. High-frequency-link (HFL) inverters have been proposed as solutions to common-mode leakage currents, providing higher output voltages, volume reduction, and efficiency improvement [16] - [18] .
Most dc-ac converters installed in PV systems require a large input filtering capacitance, typically electrolytic types. Replacing this electrolytic capacitor with a plastic type increases the inverter's reliability significantly as it is at least 30 times more reliable, for the same capacitance and voltage [19] . At rated operating conditions, the lifetime of this filter capacitor is short when compared with the other inverter components [20] . Thus, this capacitor forms a difficulty to increasing overall system reliability. The lifetime of a capacitor is halved for every 10°C increase in the operating temperature [21] .
For dc-ac conversion, the conventional two-level VSI is the most common converter topology [22] , [23] where the output ac voltage peak is always lower than the input dc voltage and the output ac current peak is always greater than the input dc current. Because of the VSI voltage buck nature, a boost dcdc converter may be installed between the PV and the inverter input, for voltage matching and maximum power point tracking (MPPT), hence the system total volume, weight, losses, and cost are increased [24] . A classification of single-stage buck and boost inverter topologies has been presented in [25] . In [26] , buck-boost Z-source inverter topologies were proposed and investigated.
Two back-to-back dc-dc converters can form a single-phase differential-mode inverter. Some of these differential-mode inverter types are shown in [22] - [24] . The differential-mode inverter initially appeared in [23] as a single-phase boost inverter, while a differential-mode buck inverter is presented in [27] . The differential-mode boost inverter is discussed and analyzed in [28] . Knight et al. in [29] proposed the differential-mode six-switch single-phase buck-boost inverter based on theĆuk converter. However, this paper does not provide any performance evaluation for the proposed topology. A three-phase differential-mode inverter based on theĆuk converter is proposed in [24] , while a four-switch three-phase differential-mode inverter based on the SEPIC converter is proposed in [30] . Generally, differential-mode inverters have fewer switches and all are low-side driven. The inverters are capable of bidirectional energy flow using the same number of switches and the same control. As an advantage, differential-mode inverters can increase the step-up voltage or current ratios. Of the known two-switch two-diode bidirectional buck-boost converters, there are five converters that can provide continuous input currents hence mitigate the need for large electrolytic filter capacitance [34] . Continuous input current-switched mode power supplies-based inverters enable safe and reliable converter-grid connection. Moreover, they are attractive solutions for energy conversion systems in terms of: 1) voltage buckboost operation with a flexible output voltage range, 2) provide continuous input current, 3) have better efficiency, and 4) are suitable for high-frequency transformer coupling. The main disadvantages of these inverters are the high-voltage stresses of the transfer capacitor and switches, at high duty cycles.
Generally, continuous input current converters are time variant systems where the overall transfer function describing the relation between the input and output voltages and currents depends on the switching periods of the switches. This results in a complex stable design because the converter poles and zeros travel through a long trajectory. Moreover, the time-varying transfer function leads to output voltage and current distortion [24] , [31] , [32] . Converter stability and reliability decreases with increasing passive element values [33] . However, reducing inductor and capacitor values results in larger high-frequency switching ripple current and voltage components, and hence, 
increased total harmonic distortion (THD) of the output current and voltage. But increasing the passive element values increases the stored energy causing the inverter to produce a third-order harmonic component and its multiples in the input dc current. This paper proposes, discusses, and compares the possible five topologies of differential-mode buck-boost converters without electrolytic capacitors for low-power applications in terms of efficiency, input current ripple, output current THD, switch ratings, and proposes the proper control design. The basic structure of the three-phase buck-boost differential-mode current source inverter (DM-CSI) concept under investigation is shown in Fig. 1 . Also, this paper presents possible methods for decoupling the low-order harmonic current components in the proposed DM-CSIs and discusses the effect on passive element sizing. The ability for these inverters to be isolated with high-frequency transformers, for noise and common-mode voltages mitigation, and the effect on normal inverter operation are considered. 
II. SYSTEM DESCRIPTION
The input voltage dc source is connected to three bidirectional buck-boost converters as shown in Fig. 1 . Assume the grid phase voltages v ga , v gb , and v gc , which are expressed as
Each buck-boost converter produces an output phase voltage comprised of a sinusoid pulse width-modulated waveform superimposed on a common dc offset component. Due to the differential-mode connection of the converter output voltages, the dc component in the output voltages are decoupled from the inverter load, which is the three-phase grid voltage in this case. The converter voltages v oa , v ob , and v oc are expressed as
where h is the conversion ratio, θ is the voltage arbitrary phaseshift, and H dc and H ac are constants. All the buck-boost converters under investigation have voltage conversion ratios of the form
,
The duty ratios can be calculated as
The output currents i oa , i ob , and i oc are expressed as
Of the known two-switch two-diode buck-boost converters, there are five converters that provide continuous input currents, namely, C5 (Ćuk), D1, D2, F5, and G5 (SEPIC) as per [34] . For all these converters, the power is transferred from the input to the output (or in the opposite direction) through a capacitor C while stored in input and output inductors (L 1 and L 2 ). For the C5, D1, and D2 converters, the output shunt capacitor C o is optional. However, it is mandatory for the F5 and G5 converters. The single-stage three-phase buck-boost DM-CSIs based on these converters are shown in Fig. 2 . The switches (S 1 , S 3, S 5 ) are ON during 0 < t < t on , while the switches (S 2 , S 4, S 6 ) are ON during t on ≤ t < t s . The switch pairs (S 1 , S 2 ), (S 3 , S 4 ), and (S 5 , S 6 ) are complementary.
III. DM-CSIS PERFORMANCE COMPARISON
In this section, comparison of the significant features of the proposed inverters is presented, commencing from their basic building blocks. These features are: 1) overall efficiency, 2) input current ripple, 3) output current THD, and 4) capacitor voltage stresses. The mathematical analysis and formulas are presented in the Appendix. 
A. Power Losses and Efficiency
The power losses plots are shown in for different input voltages and output currents using the circuit conditions in Table I . For the five three-phase inverters, three sources of power loss are considered: in the active switches (S 1 → S 6 ), the reverse diodes (D 1 → D 6 ), and the copper loss in the parasitic resistances of the inductors (r 1 and r 2 ). All five three-phase buckboost DM-CSIs have the same switch and diode currents and voltages; hence, they have the same power loss at all conditions. From Fig. 3(a) , the power loss of the input side switches S 1 , S 2 , and S 5 are increased dramatically when the input side voltage is lower than half the output peak voltage (V m ). However, from Fig. 3(b) , the copper losses of C5 and G5 are the lowest when V in is above half the output voltage V m , while the copper losses of D2 are the lowest when V in is above half the output voltage V m .
The copper losses of D1 and F5 are always higher than the other DM-CSIs. Although the switching losses are minimal in comparison with the conduction and copper losses at this power level, the switching losses can be approximated if the turnon time t on and turn-off time t off of the switches employed are known, see Fig. 3(c) . This can give better sense about the overall efficiency. The efficiencies of the five three-phase buckboost DM-CSIs are plotted in Fig. 3(d) .
Summarizing, the efficiency of the C5 and G5 is better at higher V in , while D2 efficiency is better at lower V in . The efficiency of D1 and F5 is always lower than the other DMCSIs. The mathematical analysis related to Fig. 3 is presented in Section A.1. 
B. DC Input Current Ripple ΔI in
For energy conversion applications like PV, fuel cells, etc., current and voltage ripple cause harmonics and power loss in the overall system, so should be reduced. The authors in [35] demonstrates that the input current and voltage ripple inversely affect the total power extracted from PV systems. The simulation in Fig. 4 shows the input current ripple for the three-phase buck-boost DM-CSIs under the circuit conditions in Table I and I o = 10 A. Generally, C5-, G5-, and D2-based DM-CSIs have the same input current ripple versus input and output voltage. As an important feature, both D1 and F5 have insignificant input current ripple compared with the other inverters.
C. Output Current THD
The output current distortion can be classified into low-and high-frequency distortion. Low-order current distortion appears because of the nonlinear nature and high system order of the proposed inverters and can be removed with appropriate control loops [24] . The high-frequency current and voltage ripple in the output side occur because of the switching action. These high-frequency ripple components are dependent on the converter topology which the differential-mode inverter descends from. The simulation in Fig. 5 shows the output current and THD for the three-phase buck-boost DM-CSIs under the circuit conditions in Table I when I o = 10 A. From the simulation in Fig. 5, C5 , D1, and D2 have low THD compared with F5 and G5 for the same passive element values. This is commensurate with the fact that these two inverters are descendent from power converters with discontinuous output current, therefore, should have a higher output capacitance value C o . All inverters have considerable negative-sequence secondorder harmonic current components which can be eliminated with additional control loops. 
D. Capacitor Voltage Stresses
Knowledge of the voltage stresses on the energy transfer capacitor C is important for its specification. For some inverters, the voltage across C consists of a dc bias plus a sinusoidal voltage component (fundamental), while for other converters, the voltage across C is only dc. Inverters using F5 and G5 have lower capacitor voltage stresses than C5, D1, and D2. 
E. Size and Volume
To estimate the size and volume of the proposed inverters, a benchmark is set to compare the inverters under investigation with the conventional VSI and CSI at voltage bucking and boosting modes, see Fig. 6 .
The comparison sets the following practical design specifications:
1) the output ac voltage peak is set to 200 V, while the input voltage is set to 400 V in the voltage buck mode and 100 V in the voltage boost mode; 2) the output current THD is limited to 2% (not including the low-frequency components below the eleventh); 3) the input current ripple is limited to 10%; 4) the maximum allowable voltage ripple on capacitors is 10%; 5) the maximum allowable current ripple through inductors is 20%. The sizes of the inductors in the investigated inverters are relatively close to the conventional inverters; see Tables VII and  VIII . Although the proposed inverters have more capacitors than the conventional VSI, the total energy stored in these capacitors is much lower, allowing for using small-size and cheap film capacitors. The G5 inverter has the lowest stored energy and hence incorporates the smaller passive component sizes.
IV. CONTROL STRATEGIES FOR THREE-PHASE BUCK-BOOST DM-CSIS
The five three-phase buck-boost DM-CSIs under investigation are high-order systems where classical control design is difficult and complex to implement. The small-signal transfer functions of the DM-CSIs are presented in the Appendix. A general control scheme can be used for all DM-CSIs, as shown in Fig. 7 . The control scheme consists of three feedback loops.
A. Loop 1
The first loop controls the fundamental components of the output current and voltage. The poles loci of the small-signal transfer functions G(s) for the different inverters are shown in Fig. 8 . To control the fundamental current (i o ), G c1 (s) is chosen as a PR controller
The three degrees of freedom from the loop gains (K p1, K r 1 , and K) will be used to obtain fast response, low-current oscillation, and good stability margins. Taking inverter C5 as an example, the closed-loop transfer function is expressed as Fig. 9 plots the closed-loop poles with variation of the proportional gain value K p1 with three different values of K. The system is always stable for 0.5 < K p1 < 5. Consequently, K p1 = 2.5, in the middle of the trajectory, is chosen for the experimentation. The main functions of the inner loop gain K are to increase the overall system bandwidth, and hence achieve fast response, as well as to damp resonance between the inverter inductors and capacitors. However, increased K leads to lower phase margin and hence affects overall system stability. The value of K = 40 is selected to optimize the bandwidth and phase margin, see Fig. 10 . The resonant gain of the controller K r 1 reduces the steady-state error at the fundamental frequency ω o . Because of DM-CSI transfer function complexity, this gain is tuned during simulation and experimentation. K r 1 = 20 gives an acceptable steady-state error and transient response at ω o .
Increasing the gain K leads to better and faster inverter fault current limiting capability. However, there is a tradeoff between increasing K and having acceptable stability margins for Loop 1. The system concept, presented mathematical analysis, and simulations are validated with a 2.5-kW DM-CSI as in Fig. 1 , with the parameters in Table I , and controlled using a TMS320F280335 DSP. The dc input voltage V in is fed from Sorensen SG A250X-10-kW dc power supply. Six IRG7PH50K10D-EPbF insulated gate bipolar transistors have been employed for the switches S 1→6 with their freewheel diodes D 1→6 . Clairtronic CMV-28F3, 0-415 V, 3-ph, autotransformer is used to isolate the circuit from the local grid. LEM LA-55p Hall effect current sensing devices have been used to sense the currents, while LEM25-P sensors are used to sense the voltages. Fig. 11 shows the experimental rig. Fig. 12 shows DM-CSI operation with Loop 1, along with the resultant second-order distortion.
B. Loop 2
Control Loop 2 is necessary to eliminate the second-order harmonic current in the output three-phase current because of the nonlinearity of the buck-boost DM-CSIs; see Fig. 12 . This nonlinearity can be sensed from the open-loop pole loci of the inverters as the poles move through the long trajectory with different duty ratios. The second-order harmonic current component increases with the increase in inverter passive element values. However, such an increase may be necessary for some applications when the switching frequency is to be lowered. The second-order harmonic current is extracted with a bandpass filter F 2 (s), expressed by (10) , and fed to a resonant controller G c2 (s) at double the fundamental frequency to calculate the required second-order duty ratio δ 2 . The filter gain a 2 is selected to adjust the filter's bandwidth to cater for a ±1% frequency variation. Unlike Loop 1, fast dynamics for Loop 2 is not pressing. Therefore, K r 2 is selected much lower than K r 1 in order not to conflict Loop 1 performance. Fig. 13 shows the experimental operation of Loop 1 and Loop 2 when the second-order output harmonic current component is suppressed to less than 
1% in all five cases
F 2 (s) = a 2 s 1 (4π f ) 2 s 2 + a 2 s + 1 (10) Gc2(s) = K r 2 s s 2 +4ω 2 0 .(11)
C. Loop 3
From Fig. 13 , all the DM-CSIs suffer from a third-order oscillating current component in the input dc current. This comes from the fact that the input currents (i ina , i inb , and i inc ) all have in-phase third-order harmonic current components that sum up to the input dc current. As with the second-order components in the three-phase output current, the third-order component in the input dc current increases with higher passive elements values. If the third-order current component in the input dc current I in is expressed as
Then, the oscillating power in the dc side is
Instead of oscillating in the input side, this oscillating power can be stored in the output capacitor C o . As shown in Fig. 14 , each C o has an additional third-order harmonic voltage component v 3 (t) = V 3. sin(3ω + ϕ). Being co-phasal, the voltage v 3 (t) is not seen by the output load. In order to suppress Q in3 , the total instantaneous power across the output capacitors is
Solving (13) and (14) yields
The feed-forward duty ratio δ 3F F , shown in Fig. 6 , can be calculated as
The function of the resonant controller G c3 (s) is to fix the small error arising from the calculations in (15) and (16) . Therefore, the gain K r 3 can be selected much lower than K r 1 in order not to interfere with the main loop. Fig. 15 shows the experimental results when Loop 3 is added to the control system, where the input current third-order harmonic components of the five inverters are suppressed.
V. INVERTER ISOLATION
For reasons related to noise mitigation, electromagnetic compatibility and insulation, galvanic isolation between the input and output of the power converters is necessary in many applications [36] . Some of the proposed inverters can be modified to offer the possibility for transformer coupling and isolation. Generally, there are two main methods for power converters transformer coupling. In the first, a magnetic core temporarily stores the energy and then releases it to the output side [37] . However, the maximum transferred energy is limited by core volume as it equals ½BH × Volume. In the second method, the magnetic energy is transferred through instantaneous transformer action rather than being temporary stored in an intermediate magnetic circuit and then released. Thus, the relatively small core volume can be used, where Faraday's equation, v = N dϕ/dt, is applicable.
1) Considering the case of a typical G5 converter, the differences between the two methods is shown in Fig. 16(a) . In Fig. 16(b) , the energy is temporarily stored in the magnetic isolation transformer. Although the average voltage across the transformer is zero in G5 in Fig. 16(b) , the transformer core is exposed to a dc-bias current and flux because of the stored energy; thus, the core volume (for a given current ripple) is increased. Such dc current bias increases core power loss and decreases its maximum current utilization. 2) The series energy transfer intermediate capacitor can be split into two and placed at both sides of the isolation transformer, as shown in Fig. 16(c) . The energy transfer from the input to the output is achieved instantaneously, without energy storage in the transformer core. With the two methods, the average voltage across the transformer is zero. If the turns ratio N 2 /N 1 is greater than 1, the converter voltage output V o can be increased to offer a higher voltage range. Of the known 33 single-switch single diode power converters in [34] , seven converters, all buck-boost, can be isolated using a high-frequency transformer (those with single Table III . The three buck-boost DM-CSIs having HFL-isolated abilities are shown in Fig. 17 . Experimental comparison between the efficiencies of nonisolated and isolated versions of the three inverters, using the parameters in Table I , is presented in Fig. 18 . The transformer core is a nano-crystalline material which has high permeability (high magnetizing inductance) and low leakage inductance. However, from Fig. 4(d) , F5 has the preferable advantages of low input current ripple. On the other hand, the efficiency of F5 inverter drops at the very lower input voltage V in , see Fig. 3(d) . Moreover, increasing the output current in F5 reduces the total inverter efficiency more than in inverters C5 and G5 because of the high current in Fig. 19 . Power loss breakdown of buck-boost three-phase DM-CSIs. the inductors and the core dc-bias current and average net core flux. The transformer action of C5 and G5 offers higher efficiencies than with the energy storage action of F5. The experimental results in Fig. 18 can be compared with the theoretical analysis from Fig. 3(d) if a cross section at V in = 100 V is considered. The break down in the inverters efficiency beyond 2 kW in Fig. 18 is due to the increase in the typical switches on resistance R on at higher temperatures. However, the effect of the temperatures on R on can be reduced by using efficient heat sinks in order to improve the overall efficiency. The power loss breakdown plots of the three isolated inverters are shown in Fig. 19 . 
VI. CONCLUSION
This paper investigated three-phase buck-boost inverters based on three differentially connected reversible converters where the total dc-side ripple current is low, which is an important feature for MPPT techniques used in renewable energy systems. Comparisons between the DM-CSIs highlighting their main differences have been presented. The C5-and G5-based inverters have the lowest power loss and hence the best efficiencies. However, they experience higher input current ripple and may require higher input inductor values. Converters D1 and F5 have good efficiency at higher input dc voltages while the efficiency deteriorates at lower input voltages. The efficiency of D2 is lower than D1 and F5 at high input voltage and is better when the input voltage is lowered. In terms of active devices, all five inverters topologies have the same ratings. Using the same passive element values, D2 inverter is found to have the lowest THD in the output voltage and current waveforms. D1 and F5 inverters have very low input ripple current, which is an attractive feature for PV systems. F5 and G5 inverters have the lowest capacitor voltage stresses and hence smaller and cheaper capacitors can be used. The high-order inverters under investigation suffer from negative-sequence second-order harmonic in the output current and third-order harmonic in the total input dc-side current. Three control loops to control the fundamental currents and voltages and to remove the mentioned input and output currents distortion were implemented. Finally, high-frequency transformer isolation methods for three-phase buck-boost DM-CSIs were investigated. The generated topologies and their operation as isolated inverters were illustrated. Comparison between the efficiency of the isolated and nonisolated versions showed that the coupled version suffers higher core losses which decrease efficiency.
APPENDIX

A.1 Power Loss in the Semiconductor Devices
The rated power of the inverters investigated is 2.5 kW. For all three-phase buck-boost DM-CSIs, the current through devices S 1 − D 1 (which is the same for S 3 − D 3 and S 5 − D 5 ), is shown in Fig. 20 . The envelope of the switch current can be expressed as
The rms value of the switch current i s1 is The average value of the diode current i D 1 is calculated from
The power loss in device S 1 − D 1 can be approximated as
The current through S 2 − D 2 , (and S 4 − D 4 and S 6 − D 6 ), is shown in Fig. 21 .
The envelope of the switch current can be expressed as
The rms value of the switch current i s1 is
If the inverter operates at the unity power factor (γ = 0 • ) and V dc = V m , then (A.10) yields
The average value of the diode current i D 1 is calculated from
The conduction power loss in S 2 − D 2 can be approximated as
(A.13)
The switching power losses can be approximated as [38] P switching = V inĪs1 2 (t on + t off ) + V oĪs2 2 (t on + t off ). (A.14)
A.2 Power Loss in the Inductors
The currents through inductors L 1 and L 2 can be expressed as functions of the output current, voltage, and duty ratio, as shown in Table IV . The quantity 
For the first phase, as an example, the quantities 
Then, the copper losses of the different DM-CSIs are listed in Table V .
A.3 Input Current Ripple
The input ripple current of the DM-CSIs are listed in Table VI .
A.4 Components Rating
The stored energy in the passive components (inductors and capacitor) can be calculated from 
